# Shrinking limits of silicon MOSFET's: Numerical study of 10-nm-scale devices

Source: [Shrinking limits of silicon MOSFET's: Numerical study of 10-nm-scale devices](<https://www.sota2.com/research/paper/68fa24cd2c2a3760193a91af>)

Collection index: [llms.txt](<https://www.sota2.com/research/llms.txt>)

Data updated: 2025-10-24T09:33:00.363Z

Authors: Y. Naveh, K. K. Likharev

Published: 1999-10-17T21:57:03.000Z

## Abstract

We have performed numerical modeling of dual-gate ballistic n-MOSFET's with channel length of the order of 10 nm, including the effects of quantum tunneling along the channel and through the gate oxide. Our analysis includes a self-consistent solution of the full (two-dimensional) electrostatic problem, with account of electric field penetration into the heavily-doped electrodes. The results show that transistors with channel length as small as 8 nm can exhibit either a transconductance up to 4,000 mS/mm or gate modulation of current by more than 8 orders of magnitude, depending on the gate oxide thickness. These characteristics make the devices satisfactory for logic and memory applications, respectively, though their gate threshold voltage is rather sensitive to nanometer-scale variations in the channel length.

## Recorded benchmark results

A research result applies to its stated dataset, split, metric and evaluation configuration. Compare like-for-like settings, preserve the metric's unit and direction, and distinguish paper-reported results from independent reproduction. The best result recorded here is not a claim of exhaustive, current global coverage.

## Original sources and implementation

[Original paper](<https://arxiv.org/abs/cond-mat/9910258>)

[PDF](<https://arxiv.org/pdf/cond-mat/9910258.pdf>)